10æ2æ¥ãã5æ¥ã«ãããŠãããã·ãã«ã¹ã¯ã§ããžã¿ã«åè·¯ãã¢ãŒããã¯ãã£ãããã³Verilogã®äœ¿çšã®åºç€ã«é¢ããåŠæ ¡ãéå¬ãããŸããã ã€ãã³ãã®æ£åŒå称ïŒããã·ãã«ã¹ã¯å·ç«å·¥ç§å€§åŠã§éå¬ãããXIVåœéç§åŠæè¡äŒè°ãé»åèšæž¬ã®å®éã®åé¡ãAPEP-2018ã®IEEEäž»å¬ã§éå¬ãããåŠéšçããã³å€§åŠé¢çåãã®åŠæ ¡ã
ãã®ã€ãã³ãã¯äž»ã«æ¬¡ã®äººã察象ãšããŠããŸãã
- D.ããªã¹ãSãããªã¹ïŒHïŒHãŸãã¯Harris-i-HarrisãšããŠãç¥ãããŠããïŒã®æžç±Digital Circuitry and Computer Architectureãèªãã§ãã ããã
- 圌ã¯ç¥èãå®è·µããããšèããŠããŸãããããã«å¿ èŠãªæ©åšããœãããŠã§ã¢ãç解ããŠãããã䜿çšæ¹æ³ãç¥ããŸããã
- äžçŽçãŸãã¯å€§åŠé¢çã§ãããäºæ³éããåŸãããç¥èïŒå€§åŠã§ã®ã¯ãŒã¯ã·ã§ãããå®éšå®€ã§ã®äœæ¥ãªã©ïŒãåºããŸãã
ãç¥ããïŒåæ§ã®åŠæ ¡ã11æ6æ¥ãã9æ¥ãŸã§ãã·ããªã¢é£éŠå€§åŠå®å®æ å ±æè¡ç 究æïŒIKIT SFUïŒã§èšç»ãããŠããŸãã åŠæ ¡ã¯ãM.FãReshetnevã«ã¡ãªãã§åä»ããããAIS ISã®èšèšãšã³ãžãã¢ã§ãã倧åŠé¢çã§ããAlina Leskovskayaãšãååã®Dmitry VlasovãšBoris Dudkinã«ãã£ãŠéå¶ãããŸãã ç»é²ã®ãåãåããïŒ leskovskayaav@yandex.ru
ããªãã®ç«å Žãå°ãªããšãããžã¥ãã¢FPGAéçºè ãã®ããã«æããå Žåããã®æçš¿ã§ã¯èªåã«ãšã£ãŠæ°ããããšã¯äœãåŠã°ãªãå¯èœæ§ãé«ãã§ãããã ãã以å€ã®äººã¯ãç«ã«ããããã
ãªããããå¿ èŠã§ãã
ãã€ãŠïŒé«æ ¡æ代ïŒããããã®è¡ã®èè ã¯VerilogãŸãã¯VHDLã䜿çšããã«ã³ã³ãã¥ãŒã¿ãŒã¢ãŒããã¯ãã£ãç 究ããŸããããã³ã³ãã¥ãŒã¿ãŒããšåŒã°ãããã©ãã¯ããã¯ã¹ãå€ãã®å°ããªãã©ãã¯ããã¯ã¹ã«é 眮ãããŠããè¬çŸ©ã«åå ããŸããã¡ã¢ãªãŒããªã© ãããããããã¯äŸç¶ãšããŠãã©ãã¯ããã¯ã¹ã®ãŸãŸã§ããå éšã§ãäžæãããããããã€ã¹ããå€æŽãããããšã¯ã§ããŸããã ã³ãŒã¹ã¯çµäºããŸããããäžæçãªå éšæ§é ã®éæ³ã®æ¬è³ªãã§äœæ¥ããŠãããšæããŠããŸãã æè¯ã®å Žåãããããæ§æã§ããŸãïŒããã°ã©ã ïŒã ç§ã®é ã®äžã«ã¯ããžã¿ã«äžçã®å šäœåã¯ãããŸããã å éšã§ã©ã®ããã«æ©èœããã®ãç解ã§ããŸããã åªãããšã³ãžãã¢ãšãéãå»ã£ãããšãåºå¥ãããã®ç解ã
å®å šãªå šäœåãåŸãã«ã¯ãåŠç¿ããããã€ã¹ãå€æŽããŠç¬èªã®ããã€ã¹ãäœæã§ããå¿ èŠããããŸãã ãããŠããã§ãVerilogïŒãŸãã¯VHDLïŒã¯ãããŒããŠã§ã¢ã§ãã¹ãããããã®FPGAãåããã¬ã¹ãã¥ãŒãã·ãã¥ã¬ãŒã·ã§ã³ãœãããŠã§ã¢ãããã³å®äŸ¡ãªãããã°ããŒãã§ãã ç°¡åãªããã»ããµãŒïŒ schoolMIPS ïŒã¯ã1ã2æ©ã§äœæã§ããŸãã ãããŠãããã¯ãã±ããç§åŠã§ã¯ãªããéæ³ã§ããããŸããã
ããžã¿ã«äžçã®å šäœåã念é ã«çœ®ããŠãããªãã®äººçãè¶ å°ååè·¯ã®éçºãšçµã³ã€ããå¿ èŠã¯ãŸã£ãããããŸããã ãããããéæ³ã®èªæžç®±ãã®ä»çµã¿ãæ¬åœã«ç解ããŠãã人ã¯ã ã²ã©ã é ãããã°ã©ã ãæžãããšã¯ãªããšæããŸãã å¹³è¡ç·ãåŒããŸããã¯ããŒãŒããã®äžã«æšªããããã³ããŒãšããªã«ã¯å€§å·¥ã«ã¯ãªããŸããã åæã«ãéãæã¡èŸŒãããšãã§ãããããã®ããŒã«ãå¿ èŠãªçç±ããã³ããŒã䜿çšãã䟡å€ãããå Žåãé¡åŸ®é¡ã代ããã«äœ¿çšããªãçç±ãå°é家ã«é£çµ¡ããå¿ èŠãããçç±ãç解ããŠããŸãã
åŠæ ¡ããã°ã©ã
åŠæ ¡ã§ã®ä»äºã¯å®è·µå¿åã§ããã HïŒHã§èª¬æãããŠãããã¹ãŠã®åé¡ã4æ¥éã®çè«ãšå®è·µã«ãŸãšããããšã¯éåžžã«å°é£ã§ãã ãããã£ãŠããã®ç®æšã¯èšå®ãããŠããŸããã çè«å šäœã¯ãç·Žç¿ã«å¿ èŠãªéã§ã®ã¿äžããããŸããã ãããã£ãŠã以åã«æ¬ãéããããšã®ãªã人ã«ãšã£ãŠã¯å®¹æã§ã¯ãããŸããã§ããã
1æ¥ç®
â¢ããŒããŠã§ã¢èšè¿°ã®èšèªãšãããå¿
èŠãªçç±
â¢FPGAãšã¯
â¢çµã¿åããããžãã¯ã®åºæ¬
â¢åºæ¬çãªããžãã¯ãšã¬ã¡ã³ããšVerilogã®èª¬æ
â¢ãã¹ãç°å¢ïŒãã¹ããã³ãïŒ
â¢ã·ãã¥ã¬ãŒã¿ïŒIcarus VerilogãModelsimïŒã䜿çšããŠçµã¿åããåè·¯ã®åäœã確èªãã
â¢çµã¿åããåè·¯ãIntel Quartusããã³Xilinx Vivadoã®ã°ã©ãã£ãã¯ã€ã³ã¿ãŒãã§ã€ã¹ã®åæ
â¢FPGAã«å®è£
ããããšãã«åæãããçµã¿åããã¹ããŒã ã¯äœã§ããïŒ
â¢ãããã°ããŒãã®ããã°ã©ãã³ã°
â¢ãããã°ããŒãäžã®ãããžã§ã¯ãã®æ€èšŒ
â¢Makefileã®åºç€ãšéãããžã§ã¯ãã¢ãŒãã§ã®äœæ¥
â¢ãã«ããã¬ã¯ãµãšVerilog HDLã®èª¬æçšã¡ãœãã
â¢ããã«ããã¬ã¯ãµãšVerilog HDLã§ã®èª¬ææ¹æ³
â¢ã±ãŒã¹ã¹ã¿ãã£ïŒ7ã»ã°ã¡ã³ãã€ã³ãžã±ãŒã¿ãŒã®æäœ
â¢Verilog HDLã§ã®æ¡ä»¶ä»ãã³ã³ãã€ã«
2æ¥ç®
â¢çµã¿åããåè·¯ãšä¿¡å·äŒææé
â¢ã¯ããã¯ããã³çŽååè·¯
â¢Verilog HDLã®ããŸããŸãªã¿ã€ãã®å²ãåœãŠ
â¢ããŸããŸãªããªãšãŒã·ã§ã³ã®Dããªã¬ãŒãšVerilogã§ã®å®è£
ïŒéåæããã³åæãªã»ãããæžã蟌ã¿èš±å¯ããŒã
â¢FPGAå®è£
ã§åæãããé åºåè·¯ã¯äœã§ããïŒ
â¢ç»é²ãšãã®å®è£
â¢ã«ãŠã³ã¿ãŒãšãã®å®è£
â¢åçããã³éçãªèŠåŸ
â¢æºå®å®æ§ãšã·ã³ã¯ããã€ã¶ãŒ
â¢äžèŠãªã©ãããçµæãããã³åé¿æ¹æ³
â¢æéç¶æ
ãã·ã³ïŒMuraããã³MilesïŒ
â¢é·ç§»å³ã®åœ¢åŒã§ã®ãã·ã³ã®ãã¬ãŒã³ããŒã·ã§ã³
â¢Verilog HDLã§ã®ãã·ã³ã®å®è£
â¢è€éãªãªãŒãããã³ã®èšèšãžã®äžè¬çãªã¢ãããŒã
â¢Verilogã®è¶
é³æ³¢è·é¢ã»ã³ãµãŒã®ã€ã³ã¿ãŒãã§ã€ã¹ã¢ãžã¥ãŒã«ã®æ®µéçãªå®è£
3æ¥ç®
â¢ç¬ç«ããä»äºã FPGAçšã®4x4ããŒããŒãã€ã³ã¿ãŒãã§ã€ã¹ã¢ãžã¥ãŒã«ã®å®è£
â¢ç¬ç«ããä»äºã FPGAèšç®æ©ã®å®è£
4æ¥ç®
â¢ãã€ãã©ã€ã³ã®åºç€
â¢ã¢ãŒããã¯ãã£ãšãã€ã¯ãã¢ãŒããã¯ãã£
â¢MIPSã¢ã»ã³ãã©ãŒã®éçºã®åºæ¬
â¢MARSã·ãã¥ã¬ãŒã¿ãŒã䜿çšãã
â¢schoolMIPSã®äŸã§æãåçŽãªã·ã³ã°ã«ãµã€ã¯ã«ããã»ããµãèšèšãã
â¢ããŒã¿ãã¹ããã³å¶åŸ¡ããã€ã¹
â¢ããã°ã©ã ãã³ã³ãã€ã«ããã·ãã¥ã¬ãŒã¿ãŒãšãããã°ããŒãã§ããã»ããµãŒãèµ·åãã
â¢ç¬ç«ããä»äºã ããã»ããµãžã®æ°ããåœä»€ã®ãµããŒãã®è¿œå
çŽ æ
ãã¹ãŠã®ã³ãŒã¹è³æïŒã¹ã©ã€ããã¹ã¯ãªããããœãŒã¹ã³ãŒããæç®ïŒã¯ãªã³ã©ã€ã³ã§å ¥æã§ããŸãïŒ github ã è¿œå è³æ ïŒã ã¹ã©ã€ãã¯ãå€ãã®ããã¹ããããå Žåããªãã©ã€ã³ã®è³æãç°¡åã«ç解ã§ããããã«ãçãããã¹ã¿ã€ã«ã§èšèšãããŠããŸãã
å®çšçã§ç¬ç«ããã¿ã¹ã¯ã¯ãäž»ã«Intel MAX10 FPGAãæèŒããTerasic DE10-Liteãã¶ãŒããŒãã§å®è¡ãããŸãã ã ãŸãã Digilent Nexys 4 DDRããããã¶ã€ãªã³ã¯ã¹Vivadoã§ã®äœæ¥ãäŸç€ºããŸããã ãŸããªäŸå€ãé€ãããµã³ãã«ã¯ãDE10-LiteãšNexys 4 DDRã®äž¡æ¹ã䜿çšã§ããããã«æºåãããŠããŸãã Intel FPGAããŒãã䜿çšããããšãéžæããã®ã¯ã次ã®çç±ã«ãããã®ã§ãã
- DE10-Liteã¯Nexys 4 DDRãããå®äŸ¡ã§ããã€ãŸããèªå® ã§ããŸãã¯åŠç¿ããã»ã¹ã®äžéšãšããŠå®éšãç¶ãããå Žåãããå€ãã®åŠçãå©çšã§ããŸãã
- ã³ãŒã¹ãæ§ç¯ããåãåçŽãªãããžã§ã¯ãã¯ãXilinx Vivadoã䜿çšãããããäœåãé«éã§Intel Quartusã䜿çšããŠçµã¿ç«ãŠãããŸãã Vivadoã«å¯Ÿãããã¹ãŠã®åæ ã§ãããã4æ¥éã§ããã
ãããªã¯ã©ãã§ãã
ã€ãã³ããçºè¡šããããšããç§ã¯æŸéããããªé²ç»ãæŽçãããªã¯ãšã¹ããåãåãå§ããŸããã æ®å¿µãªãããããã¯ç§ãéžãã åŠæ ¡çµç¹ã®åœ¢åŒã«ã¯é©åããŸããã§ããã ãã®ãããªè¬çŸ©ã¯ãããŸããã§ããïŒããã€ãã®ã¹ã©ã€ãããããŠç·Žç¿ã 質åããããŸã-ç§ãã¡ã¯åæãã絶ãã察話ãã é¢çœããžã§ãŒã¯ 芳客ã®åšãã移åããŸãã ã«ã¡ã©ã§äœæ¥ããããšãšã芳客ãšã®çç£çãªæ¥è§Šãæ§ç¯ããããšã®éã§éžæããŠãç§ã¯åŸè
ãéžã³ãŸããã ãããã©ã®ããã«èµ·ãã£ãã®ãã¯ãå€æããåŠç次第ã§ãã ç解ããŠæ±ã£ãŠãã ããã
ç§ã欲ãã
ããªãã¯çåŸã«ç¥èãäžããããšã«èå³ã®ããå çã§ããïŒ ãããšããå çãæãããã©ããã«ããããããããªãã¯ãã®ç¥èãåŸãããšæã£ãŠããŸããïŒ ãã®å Žåãã€ãã³ãã«åå ã§ããªãã£ããšããŠãã察象ã®èªå·±ç¿åŸããã³/ãŸãã¯ãã¬ãŒãã³ã°ã³ãŒã¹ã®æ§ç¯/å€æŽã«å¿ èŠãªãã¹ãŠã®æ å ±ããããŸãã
- æ¬ãããžã¿ã«åè·¯ãšã³ã³ãã¥ãŒã¿ãŒã¢ãŒããã¯ãã£ãã¯ãé»å圢åŒã§ç¡æã§å ¥æã§ããŸãïŒ ãªã³ã¯ ïŒããŸãã¯çŽã§è³Œå ¥ã§ããŸãïŒ ãªã³ã¯ ïŒã èªã¿ãããããã£ã¯ã·ã§ã³ãšããŠé äºãããŸãã ãšã³ããªã®ãããå€ãäœã-èªã¿å§ããããã«ç¹å¥ãªç¥èã¯å¿ èŠãããŸããã æè¿ãARMã¢ãŒããã¯ãã£ã®è¿œå ããªãªãŒã¹ãããŸããïŒ ãªã³ã¯ ïŒã
- æ¬ã®ã³ãŒãã®äŸãšãç¬èªã®ã³ãŒã¹ãæ§ç¯ããããã«äœ¿çšã§ããã¹ã©ã€ãïŒè±èªçãšãã·ã¢èªçïŒãçšæãããŠããŸãïŒ ãªã³ã¯ ïŒã
- å®äŸ¡ãªãããã°ããŒãïŒ Terasic DE10-Liteã¯ãç§ã®æèŠã§ã¯ãäŸ¡æ Œ/å質æ¯ã®ç¹ã§æè¯ã®éžæè¢ã§ãããåŠæŽïŒé ä¿¡ãé€ãïŒã蚌æãããŠãã人ã«ã¯55ãã«ã§ãã ZEOWAAããŒã-ãã¹ãŠãç¯çŽããå¿ èŠãããå Žåã ãã®ãªãã·ã§ã³ã¯æ©èœããŠããŸããããããã«ä»å±ã®äœå質ã®USBã±ãŒãã«ãåå ã§ãã¡ãŒã ãŠã§ã¢ã«åé¡ãããå¯èœæ§ããããŸãã
- çŸåšã®åŠæ ¡ã®è³æïŒ github ã è¿œå è³æ ïŒã ããã³ YuriPanchulãäž»å¬ãããã®ä»ã®ã€ãã³ãïŒ Silicon-russia.com ã ã¹ã©ã€ããªã© ïŒã
誰ããããªãã®ãšããã«æ¥ãŠãè¯ããããšãããããšãæåŸ ããªãã§ãã ããã ããªããåŠçãªãããªãã®ç¥èããããŠããªããæåž«ãªãããªãã®åŠçã®ç¥èã¯ããªãã®åªåã«99ïŒ äŸåããŠããŸãã
ç§ã¯èªåã®ããã«äœã«èããŸããã
- 4æ¥éã§ãå®å šã«åºæ¬çãªãã®ïŒHïŒHãèªãã§ããªã人åãïŒãŸãã¯ããé«åºŠãªãã®ïŒãã§ã«æ¬ãèªãã 人åãïŒã®ããããã眮ãããšãã§ããŸãã çµã¿åãããªãæ¹ãè¯ãã
- æ¬ãèªãã§ããããFPGAã®çµéšããªãå Žåã¯ãããããªéç©åºŠã§è¶ å°ååè·¯ãæäœããç·Žç¿ãéå§ããŠãããFPGAãæäŸããããšããå§ãããŸãã ããã¯éåžžã«éèŠã§ã æ¯èŒç銎æã¿ã®ãããããã°ã©ãã³ã°ãã¢ãŒããããåè·¯ãã¢ãŒãã«ãã°ããè³ãåæ§ç¯ã§ããŸãã ããã¯ãã§ã«ãŠãŒãªïŒ link ïŒã«ãã£ãŠæžãããŸããã æ®å¿µãªããããã®æ®µéãéããŸããã
è¬èŸ
- ã€ãã³ãã®ã€ãã·ãšãŒã¿ãŒããã³NSTUã®äž»å¬è ã¯ãŠã©ãžããŒã«ãã¯ã«ã§ãã
- æ°å¹Žåã«æ奜家ã®ã°ã«ãŒããããžã¿ã«åè·¯ãšã³ã³ãã¥ãŒã¿ãŒã¢ãŒããã¯ãã£ã®ç¿»èš³ãåãäžããªãã£ãå ŽåãçŸåšã®åœ¢ã§åŠæ ¡ãç¶æããããšã¯äžå¯èœã§ããã
- ããã·ãã«ã¹ã¯ãžã®ç§ã®å°çã¯ã IVA Technologieså ã«ååšããæè²ã€ãã·ã¢ããã®ãµããŒããªãã§ã¯äžå¯èœã§ããã
- ãããã°ããŒãã®è³Œå ¥ã®ããã«å€§åŠã«å²ãåœãŠãããè³éãå®åæ©æ§ã®å¥¥æ·±ãã®ã©ããã«ããã£ãŠããããšãå€æãããšããåŠæ ¡ãéå¶ããããšã¯å€§ããªçåã§ããã æåŸã®ããŒãã¯ããäžçã®ã¹ã¬ããäžã§ãåéãããŸããã ããã€ã«ã»ã·ã£ããªã³ïŒNSUïŒã¯ãããã€ãã®Nexys 4 DDRã貞ãåºããŸããã ããã€ãã®ããŒãã¯ãå匷ã«æ¥ã倧åŠé¢çã«ãã£ãŠè³Œå ¥ãããŸããã ããã€ãã®TerasicããŒãã¯ãAlexander RomanovïŒMIEM NRU HSEïŒã«ãã£ãŠå²ãåœãŠãããŸããã ãããããŸã ååãªããŒãããããŸããã§ããã YuriPanchulãæäŒãããã®åŸãMikhail ShupletsovïŒã¢ã¹ã¯ã¯å·ç«å€§åŠïŒãšç§ã¯ããã«è³Œå ¥ãæŽçããŸããã ãããŠããã©ã·ãã¯ã®ç·ãã¡ã¯ã§ããã ãæ©ã貚ç©ãæé ããŸããã
- ããããªãŒã»ãŽã©ãœããã¢ã³ãã³ã»ã¯ãªãã³ãããŽã¡ã¬ãªãŒã»ããŒãã³ããã®åŠæ ¡ãå©ããŸãã-ç§ãã¡ã¯1幎åã«ãã ã¹ã¯ã§äŒãïŒ ãªã³ã¯ ïŒãä»å¹ŽåœŒãã¯åŠçã«çè«ãšå®è·µãå©ããŸããã
- åŠçã«æè¬ããŸã-æ°ããããšãåŠã³ãããšããããªãã®æ¬²æ±ããªããã°ãããªãã®ç²ã匷ãããªããã°æåããŸããã§ããã
åŠæ ¡ã¬ãã¥ãŒ
ã¢ã³ãã»ã«ãºãã
4æ¥é<...> FPGAããŒã¹ã®éçºæè¡ã«æ²¡é ããå®éã®çç£ã§çŸä»£äžçã§FPGAã䜿çšãããšããç§ã®èããå®å
šã«å€ããŸããã 以åã¯ãæè²ããã»ã¹ã§ãåé¡ã®è§£æ±ºãã¹ããŒãã¢ããããããã ãã«FPGAã䜿çšããŠããŸããããä»ã§ã¯ãã€ã¯ãã¢ãŒããã¯ãã£éçºã«ãã€ã¯ãã³ã³ãããŒã©ãŒã䜿çšããæ¹æ³ãåŠã³ãŸãã<...>ãã®åŠæ ¡ã¯æ¬åœã«èå³ãããããã®æ¹åã§éçºããäºå®ã§ãã ãã®ãããªã€ãã³ãããã£ãšïŒ
ãªã¬ã·ã£ã»ã©ãã§ã³ãã§ã³ã³
NSTUã§åæ§ã®åŠæ ¡ãéå¬ãããããŒã ã«æè¬ããŸãã FPGAããã°ã©ãã³ã°ã«ãçã£åããåãçµã¿ããä»ã®éçºè
ãQuartusãModelSimãã©ã®ããã«äœ¿çšããŠãããããŸããVivadoãªã©ã«ã€ããŠç¥ãåãæ©äŒãããã ãããããšãããããŸãã ãã®4æ¥éã§ãå€ãç¥èãçµ±åããããšãã°MIPSã«ã€ããŠã®å€ãã®æ°ããããšãåŠã³ãŸããã <...>ç¿åŸããç¥èãä»äºã«å¿çšã§ããŸããããã¯æè¿FPGAããã°ã©ãã³ã°ãšå¯æ¥ã«é¢é£ããŠããŸã
ãŽã©ãã£ã¹ã©ãã»ã¡ã€ã€ãŒ
ãããããéãããæéã®ããã«ãè³æãæåã«ç解ããã®ã«ååãªæ
å ±ãæäŸã§ããããšã«æ³šæããŠãã ããã å人çã«ã¯ãããŒããŠã§ã¢ããã°ã©ãã³ã°èšèªã®åºæ¬çãªç¥èããããŸããã ããããç§ã«ãšã£ãŠã®äž»ãªæ¶èã¯ãäžè¬çãªããã°ã©ãã³ã°ã®å±æã®å€åã§ãã ä»ãç§ã¯ä»¥åããããªãã¿ã®ãã®ãç°ãªãè§åºŠããèŠãŠãããããŸãã¯ãããã®ã¢ãžã¥ãŒã«ãç°ãªãæ¹æ³ã§å®è£
ããæ¹æ³ã®ã¢ã€ãã¢ãæã£ãŠããŸã
ã¢ã³ãã³ã»ãŠãã·ã§ãã¹ããŒ
ãã®4æ¥éã§ãç§ã¯FPGAããã°ã©ãã³ã°ããŸã£ããç°ãªãæ¹æ³ã§ãVerilogããŒããŠã§ã¢èšè¿°èšèªã§ããããŠçŸåšFPGAã䜿çšããŠèŠãŠããŸããã FPGAãšããžã¿ã«åè·¯ã«é¢ããåæã¬ãã«ã®ç¥èç§ã¯å€§åŠã§ããã«4幎éç 究ãã
æãåçŽãªçµã¿åããã¹ããŒã ãšã·ãŒã±ã³ã·ã£ã«ã¹ããŒã ã«ã¯åé¡ã¯ãããŸããã§ãããã
ãŸããŸãè€éã§èå³æ·±ããã®ãç»å Žããæçµçã«ã¯ã«ãŒãã«ãããã°ã©ãã³ã°ããŸãã
MIPS ãã®åŠæ ¡ã®å€§ããªå©ç¹ã¯ãèšå€§ãªéã®ç·Žç¿ã§ããã
ããã€ã«ã»ãã¬ãšã
APEP-2018ã®ãç©çåŠããããããŸã§ãã®åŠæ ¡ã§ã¯ãVerilogã䜿çšããéã«æ¬¡ã®æ矩ãæŠèª¬ãããŸããã
ããªã¹ã®æ¬ããã¹ã¿ãŒããå¿
èŠããããŸãã ãã®ãããã¯ã«ã¯ãã³ãŒããèšè¿°ãããšãã«å€ãã®èœãšãç©ŽããããŸã-ãŸã£ããåãïŒããžãã¯ã®èŠ³ç¹ããïŒãããã¯ã¯ããŸããŸãªæ¹æ³ã§åæã§ããŸã<...>ã·ãã¥ã¬ãŒã·ã§ã³ã¯ãéçºãããåæãããã¯ããã«å€ãã®å¯èœæ§ãäžããŸã-波圢ã«æ³šæãæã£ãŠãã ããã ç§ã®ãããšããŠã®ãã£ãªã¢ã§ã¯ãããŸããŸãªã¡ãŒã«ãŒã®ããŸããŸãªFPGAã©ã€ã³ã䜿çšããå¿
èŠããããŸãã<...>å°æ¥ã®æéãç¯çŽããŸãïŒã¹ã¯ãªãããšã¡ã€ã¯ãã¡ã€ã«ã®äœæïŒã å®çšçãªèŠ³ç¹ãããããã€ãã®åºæ¬çãªã·ãŒã±ã³ã·ã£ã«ããã³çµã¿åãããã¿ãŒã³ãæ€èšãããŠããŸãã ã³ã³ãã¢ã4x4ããŒããŒããã¹ããŒããã·ã³ã®äŸãæãåçŽãªMIPSã¢ãŒããã¯ãã£ãªã©ã®ã¿ã¹ã¯ã
Z.Y. ãã®åŠæ ¡ã«ã€ããŠç¥ããéå§ã®12æéåã«ãµã€ã³ã¢ããããŸããããã®ã€ãã³ãã«åå ããããšãåŸæããŸããã§ããããããªã¹ã®æ¬ãèªãã æ¹ãããã©ãŒãã³ã¹ã¯ãã£ãšé«ããªããŸãã